

LEVEL 1

12

70

14  
Report 27-5664

6 REPRESENTATIONS FOR REASONING ABOUT DIGITAL CIRCUITS

AD A103006  
9

10  
Tom M. Mitchell  
Lou Steinberg  
Reid G. Smith  
Howard Jacobs  
Pat Schooley  
Van Kelly  
Department of Computer Science  
Rutgers University  
New Brunswick, NJ 08903

July 1981

Interim Technical Report

11 Jul 81

12 10

ARPA Order No.: 4147  
Contract No. 15 N00014-81-K-0394  
Effective and Expiration Dates: March 1, 1981 - February 28, 1983  
Principal Investigators: Prof. Tom Mitchell and Prof. Saul Amarel  
Telephone No: (201) 932-3259

ARPA Order - 4147

Prepared For

ADVANCED RESEARCH PROJECTS AGENCY  
1400 Wilson Boulevard  
Arlington, Virginia 22209

OFFICE OF NAVAL RESEARCH  
800 North Quincy Street  
Arlington, Virginia 22217

This document has been approved  
for public release and sale; its  
distribution is unlimited.

DTIC  
ELECTE  
S AUG 1 4 1981 D  
A

The views and conclusions contained in this document are those of the authors and should not be interpreted as necessarily representing the official policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the U.S. Government.

<sup>1</sup> Defence Research Establishment Atlantic, Box 1012, Dartmouth, NS, Canada B2Y 3Z7

<sup>2</sup> Bell Telephone Laboratories, Holmdel, NJ 07733

DTIC FILE COPY

406 793

mt

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 27-5664	2. GOVT ACCESSION NO. AD-A103006	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) REPRESENTATIONS FOR REASONING ABOUT DIGITAL CIRCUITS		5. TYPE OF REPORT & PERIOD COVERED Interim Technical Report
		6. PERFORMING ORG. REPORT NUMBER 27-5664
7. AUTHOR(s) Tom M. Mitchell, Lou Steinberg, Reid G. Smith Pat Schooley, Howard Jacobs, Van Kelly	8. CONTRACT OR GRANT NUMBER(s) N00014-81-K-0394	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Rutgers University Laboratory for Computer Science Research New Brunswick, NJ 08903		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS Advanced Research Projects Agency 1400 Wilson Boulevard Arlington, Virginia 22209		12. REPORT DATE July 1981
		13. NUMBER OF PAGES 8
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Office of Naval Research 800 N. Quincy Street Arlington, Virginia 22217		15. SECURITY CLASS. (of this report) Unclassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)  Unlimited		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)  CAD, planning, design, representation  81 8 14 0 32		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) We are interested in developing programs that reason about digital electronic circuits, in order to design, redesign, and debug them. The first step toward developing such programs is to determine a useful way of representing the design and operation of circuits. A useful representation must make apparent the roles of various circuit components in implementing the overall circuit function, and must allow a program to reason about the operation of the circuit at various levels of abstraction. This paper summarizes our efforts to develop such a		

representation. This work is closely related to other AI work on representing plans and on representing and reasoning about complex physical processes.

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A	

# **REPRESENTATIONS FOR REASONING ABOUT DIGITAL CIRCUITS<sup>1</sup>**

**Tom M. Mitchell, Lou Steinberg, Reid G. Smith<sup>2</sup>,  
Pat Schooley, Howard Jacobs<sup>3</sup>, Van Kelly**

June, 1981

Department of Computer Science  
Rutgers University  
New Brunswick, NJ 08903

This material is based on work supported by the Defense Advanced Research Projects Agency, under Research Contract N00014-81-K-0394. The views and conclusions contained in this document are those of the authors and should not be interpreted as necessarily representing the official policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the U.S. Government.

---

<sup>1</sup> THIS PAPER IS TO APPEAR IN THE PROCEEDINGS OF THE SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, VANCOUVER, AUGUST, 1981.

<sup>2</sup> With Defence Research Establishment Atlantic, Box 1012, Dartmouth, NS, Canada, B2Y 3Z7.

<sup>3</sup> With Bell Telephone Laboratories, HP 1C-110, Holmdel, NJ, 07733

## Table of Contents

1. Introduction	1
2. Overview of the Representation	2
2.1. Representing the Structure and Operation of the Circuit	2
2.2. Representing the Design Plan	3
3. Current Status	4
4. Acknowledgments	4

## ABSTRACT

We are interested in developing programs that reason about digital electronic circuits, in order to design, redesign, and debug them. The first step toward developing such programs is to determine a useful way of representing the design and operation of circuits. A useful representation must make apparent the roles of various circuit components in implementing the overall circuit function, and must allow a program to reason about the operation of the circuit at various levels of abstraction. This paper summarizes our efforts to develop such a representation. This work is closely related to other AI work on representing plans and on representing and reasoning about complex physical processes.

### 1. Introduction

A variety of issues central to AI arise in considering the problem of reasoning about digital electronic circuits. The practical significance of this problem is becoming increasingly clear as circuits of greater and greater complexity are mass produced at low cost. This paper considers the problem of *representing* the design and operation of digital circuits in a way that is useful for reasoning about their operation, design revision, debugging, testing, and maintenance.

We report here on the elements of such a representation that is being developed as part of our longer term research toward automating the *functional redesign* of digital electronic circuits. By functional redesign we mean the task of altering the design of an existing, well understood circuit, in order to meet a desired change to its functional specifications. For example, consider the problem of redesigning a computer terminal in order to alter the number of characters displayed per line from 72 to 80, to alter the encoding of input characters from ASCII to EBCDIC, or to make the character font programmable rather than fixed.

In order to reason about redesigning an existing circuit one must understand the basic operation of the circuit, as well as the relationship between the original design specifications and the existing circuit. Thus, there are two major classes of representation problems in describing the design and operation of digital circuits:

*Representing the basic operation of the circuit.* Representing the operation of a circuit over time requires describing the timing and synchronization of data-flow, as well as the function and interconnections of components. Circuit simulators, such as those typically reported in the Design Automation literature [2], represent circuit operation in a way that supports one kind of reasoning about circuit behavior; i.e., answering the question "What is the output of the circuit for a given input?". We intend our representation of circuit

operation to be useful for answering additional questions such as "Will two given signals always be high at the same time?", or "What change to the input of a given component will cause a desired change to its output?". We have developed a declarative representation for the behavior of signals over time and the synchronization of events, along with a representation of functions of circuit modules, that is more suited to answering such questions. Previous work in AI on representing and reasoning about complex processes includes, for example, [5, 9, 1].

*Representing the design plan.* In addition to representing the basic operation of a circuit, we must also represent the relationship between the design specification and the implemented circuit, in a way that allows answering questions such as "What is the *role* of a given circuit component in implementing the overall design specifications?", and "How is a desired function decomposed into subfunctions, and implemented by a variety of circuit modules?". We represent the relationship between the design specifications and the implemented circuit in terms of a hierarchical *plan* for the design of the circuit. This plan consists of several representations of portions of the circuit at different levels of abstraction, along with various kinds of links between the levels. Relevant work on representing hierarchical plans in domains other than electronics includes [8, 6, 4].

## 2. Overview of the Representation

Our circuit representation involves describing a given circuit at several levels of abstraction, ranging from a very high level functional descriptions down to its realization in TTL level components (e.g. flip flops, logic gates, etc.). A uniform representation scheme is used for any such level of description. The relationship between different levels of description is characterized in terms of general rules of circuit design. The following sections highlight the major notions underlying our representation.

### 2.1. Representing the Structure and Operation of the Circuit

The circuit is described in terms of four entities: (1) circuit *modules*, (2) their associated *functions*, (3) *data-paths* between modules (e.g., wires or busses), and (4) *data-streams* (the sequence of voltages or higher level data flowing on a particular data-path). Each abstraction of the circuit corresponds to a collection of these four entities. A number of modules can be grouped together and viewed as a single module. Similarly, a number of data-paths can be grouped together and viewed as a single data-path. An abstraction of a function corresponds to a partial definition of that function. Data-streams of one type (e.g., a stream of bits) can be viewed as representing data-streams of another type (e.g., a stream of characters).

Our representation of the flow of data within the circuit is based on a declarative characterization of the sequence of data on a given data-path. For instance, we can explicitly represent the statement that, on some data path D, a new ASCII character appears every 10 milliseconds, synchronized with clock C. This allows answering such questions as, "Why is latch L1 clocked by clock C?" or, "What is the minimum setup time ROM R1 will ever have to handle?"

Since module functions relate input data-streams to output data-streams, their representation is closely tied to the data representation. In particular, function descriptions specify the times at which elements in the output data-stream begin, along with their data value and their time duration. These are given as a function of the value, start time, and duration of elements in the input data-streams. Function descriptions can often be simplified greatly once the structure of input data-streams is known (e.g. once it is known that a particular input is a periodic sequence of characters). A module is actually described by two functions, one which describes the module's actual behavior and one which describes what the module must do for the circuit to work. Usually, the former will be a more detailed version of the latter.

## 2.2. Representing the Design Plan

The designed circuit is represented in terms of a hierarchical plan for implementing the design specifications. We do not require that this design plan reflect the process by which the design was actually created, only that the plan explain the design as it exists. The topmost level of the hierarchy corresponds to a high level specification for the design; the bottom most level corresponds to the implemented circuit. Each intermediate node in the hierarchy corresponds to an abstraction of some portion of the circuit structure and function that represents some set of commitments about the circuit implementation. Each such abstraction is consistent with the desired functional specifications of its ancestor, and may itself contain abstract circuit modules whose implementation is not yet specified.

Successive abstractions in the hierarchy are tied together by rules that characterize circuit-independent knowledge about implementing modules and about encoding data. For example, one such rule states that in order to convert a parallel bit-string into a serial bit-string, one can use a shift register in a specified configuration. Each rule application represents some commitment regarding the circuit implementation, and leads to a less abstract circuit description. For any component, it should be possible to trace back through the rules that lead to it, in order to characterize that component's role in implementing the specifications.



### **3. Current Status**

We are currently debugging our representation by using it to describe portions of the video display controller for a computer terminal. Our representation system is embedded within UNITS [7], a general-purpose frame-based representation system. A detailed description of our representation, and its use to describe a specific circuit is available in [3]. We also suggest there how this representation could be used in support of a system for automated functional redesign.

### **4. Acknowledgments**

Other members of the Digital Design Project include Saul Amarel, Giles Lafue, Saul Levy, Jeff Shulman, and Tim Weinrich. John Grason and Larry O'Neill have provided valuable suggestions and criticisms.

## References

- [1] J. S. Brown and R. Burton.  
Multiple Representations Of Knowledge For Tutorial Reasoning.  
In *Representation And Understanding: Studies in Cognitive Science*, . Academic Press, 1975.
- (2) IEEE, Minneapolis, Minnesota.  
*17th Design Automation Conference Proceedings*, 1980.
- [3] T. M. Mitchell, L. Steinberg, R. G. Smith, P. Schooley, H. Jacobs, V. Kelly.  
Representations For Reasoning About Digital Designs.  
Forthcoming.
- [4] C. Rich and H. Shrobe.  
*Initial Report On A LISP Programmer's Apprentice*.  
Technical Report TR-354, MIT, 1976.
- [5] C. Rieger and M. Grinberg.  
A System Of Cause-Effect Representation And Simulation For Computer-Aided Design.  
In J. C. Latombe (editor), *Artificial Intelligence And Pattern Recognition In Computer Aided Design*, pages 299-326. North-Holland Publishing Company, 1978.
- [6] E. Sacerdoti.  
*A Structure For Plans And Behavior*.  
Elsevier North-Holland, 1977.
- [7] R. G. Smith and P. Friedland.  
*Unit Package User's Guide*.  
Technical Memorandum 80/L, Defence Research Establishment Atlantic, Dec, 1980.  
Also Stanford Heuristic Programming Project Memo HPP-80-28.
- [8] M. J. Stefik.  
*Planning With Constraints*.  
PhD thesis, Stanford University, 1980.  
Also available as a Computer Science Dept. technical report, number STAN-CS-80-784.
- [9] G. J. Sussman.  
At The Boundary Between Analysis And Synthesis.  
In J. C. Latombe (editor), *Artificial Intelligence And Pattern Recognition In Computer Aided Design*, pages 261-290. North-Holland Publishing Company, 1978.